

# AM62x STARTER KIT EVM

## TABLE OF CONTENTS

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM AM62x SKEVM
04	BLOCK DIAGRAM XDS110
05	POWER BLOCK DIAGRAM
06	POWER SEQUENCE
07	I2C TREE
08	GPIO MAPPING TABLE
09	USB TYPE-C POWER
10	PERIPHERAL POWER SUPPLY-1
11	PERIPHERAL POWER SUPPLY-2
12	SOC POWER SUPPLY
13	CURRENT MONITORING DEVICES
14	SOC POWER
15	SOC POWER CAPS AND VSS
16	DDR4 INTERFACE
17	WL1837 MODULE
18	eMMC FLASH
19	SD CARD INTERFACE
20	OSPI INTERFACE
21	BOARD ID EEPROM & TEMPERATURE SENSORS
22	CPSW RGMII_1 ETHERNET PHY
23	CPSW RGMII_2 ETHERNET PHY
24	ETHERNET PHY CLOCK BUFFER & LED DRIVER
25	TEST AUTOMATION
26	BOOT MODE BUFFER & SWITCHES
27	XDS110 DEBUGGER
28	JTAG BUFFER
29	JTAG 20 PIN cTI CONNECTOR
30	FT4232 UART TO USB BRIDGE
31	PRU HEADER
32	USER EXPANSION CONNECTOR
33	MCU HEADER
34	USB0 TYPE-C DRP
35	USB1 TYPE-A
36	OLDI DISPLAY INTERFACE
37	CSI INTERFACE
38	IO EXPANDER
39	AUDIO CODEC
40	HDMI INTERFACE


PAGE	CONTENTS
41	OSCILLATOR
42	RESET
43	ACCESSORIES

REV	E2
VER	0.03


REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
0.01	21 JAN 2022	Drafted from E1 Schematics	Mistral Design Team		
0.02	18 FEB 2022	Changes and Review comments are updated as mentioned in the Change list spreadsheet.	Mistral Design Team		
0.03	21 FEB 2022	Baselined and Released	Mistral Design Team		


BLOCK DIAGRAM AM62x SKEVM



BLOCK DIAGRAM\_XDS110




# POWER BLOCK DIAGRAM



**Notes:**

- VDD\_CORE voltage can be 0.75V or 0.85V based on the value of Feedback resistor(Rfb). By Default Rfb = 41.2K will be mounted (VDD\_CORE = 0.85V), it can be changed to 0.75V by changing the Rfb = 24.9K**

POWER SEQUENCE



Designed for TI by Mistral Solutions Pvt Ltd



Title POWER SEQUENCE


Size PROC114E2

Date: Tuesday, February 22, 2022

Sheet 6 of 43

Rev E2

I2C TREE




GPIO MAPPING TABLE

SL NO.	GPIO DESCRIPTION	GPIO NETNAME	FUNCTIONALITY	GPIO USED	SOC MUXED SIGNAL NAME	DIRECTION WITH RESPECT TO CONTROL	DEFAULT STATE	ACTIVE STATE	VOLTAGE DOMAIN ON SOC SIDE	VOLTAGE CONNECTED ON SKEVM
1	Enable for WLAN Interface	WLAN_EN	ENABLE	GPIO0_71	MMC2_SDCD	OUTPUT	LOW	HIGH	VDDSHV6	SoC_DVDD1V8
2	WLAN Interrupt	WLAN_IRQ	INTERRUPT	GPIO0_72	MMC2_SDWP	INPUT	HIGH	LOW	VDDSHV6	SoC_DVDD1V8
3	Enable for BT Interface	BT_EN_SOC	ENABLE	MCU_GPIO0_1	MCU_SPIO_CS0	OUTPUT	LOW	HIGH	VDDSHV_MCU	SoC_DVDD3V3
4	CPSW Ethernet PHY Interrupt	CPSW_RGMII_INTn/PRU_INTn	INTERRUPT	GPIO1_31	EXTINTn	INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
	PRU Connector Interrupt									
5	OSPI Reset Control GPIO	GPIO_OSPI_RSTn	RESET	GPIO0_12	OSPI0_CSn1	OUTPUT	HIGH	LOW	VDDSHV1	SoC_DVDD1V8
6	OSPI Interrupt	OSPI_INTn	INTERRUPT	GPIO0_13	OSPI0_CSn2	INPUT	HIGH	LOW	VDDSHV1	SoC_DVDD1V8
7	SD Card IO Voltage Select	VSEL_SD	ENABLE	GPIO0_31	GPMCO_CLK	OUTPUT	LOW	HIGH	VDDSHV3	SoC_DVDD3V3
8	IO Expander Interrupt	GPIO1_23_INTn	INTERRUPT	SoC_GPIO1_23	UART0_RTSN	INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
9	User Interrupt Push Button/ TEST GPIO1 from Test Automation Connector									
10	User Test LED 1	SOC_GPIO1_49	GPIO	GPIO1_49	MMC1_SDWP	OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
IO EXPANDER - 01										
1	CPSW Ethernet PHY-2 Reset Control GPIO	GPIO_CPSW2_RST	RESET	IO EXPANDER - P00		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
2	CPSW Ethernet PHY-1 Reset Control GPIO	GPIO_CPSW1_RST	RESET	IO EXPANDER - P01		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
3	PRU Board Detection	PRU_DETECT	DETECTION	IO EXPANDER - P02		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
4	SD Card Load Switch Enable	MMC1_SD_EN	ENABLE	IO EXPANDER -P03		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
5	SOC eFuse Voltage(VPP=1.8V) Regulator Enable	VPP_LDO_EN	ENABLE	IO EXPANDER - P04		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
6	EXP CONN 3.3V Power Switch Enable	EXP_PS_3V3_EN	ENABLE	IO EXPANDER - P05		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
7	EXP CONN 5V Power Switch Enable	EXP_PS_5V0_EN	ENABLE	IO EXPANDER - P06		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
8	EXP CONN HAT Board Detection	EXP_HAT_DETECT	DETECTION	IO EXPANDER - P07		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
9	Audio Codec Reset Control GPIO	GPIO_AUD_RSTn	DETECTION	IO EXPANDER - P10		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
10	eMMC Reset control GPIO	GPIO_eMMC_RSTn	RESET	IO EXPANDER - P11		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
11	UART1 FET Switch and Buffer Enable signal	UART1_FET_BUF_EN	ENABLE	IO EXPANDER - P12		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
12	Enable for Wilink Level Translators	WL_LT_EN	ENABLE	IO EXPANDER - P13		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
13	HDMI Transmitter Reset Control GPIO	GPIO_HDMI_RSTn	RESET	IO EXPANDER - P14		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
14	Raspberry Pi Camera CSI0 GPIO1	CSI_GPIO1	INPUT/OUTPUT	IO EXPANDER - P15		NA	NA	NA	VDDSHV0	SoC_DVDD3V3
15	Raspberry Pi Camera CSI0 GPIO2	CSI_GPIO2	INPUT/OUTPUT	IO EXPANDER - P16		NA	NA	NA	VDDSHV0	SoC_DVDD3V3
16	PRU Power Switch Enable	PRU_3V3_EN	ENABLE	IO EXPANDER - P17		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
17	HDMI Interrupt	HDMI_INTn	INTERRUPT	IO EXPANDER - P20		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
18	TEST GPIO2 from Test Automation Connector	TEST_GPIO2	GPIO for communications with AM62x	IO EXPANDER - P21		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
19	MCASP1 FET Switch Enable	MCASP1_FET_EN	ENABLE	IO EXPANDER - P22		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
20	MCASP1 Level Translator buffer for BT Enable	MCASP1_BUF_BT_EN	ENABLE	IO EXPANDER - P23		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
21	MCASP1 FET Switch select pin status	MCASP1_FET_SEL	GPIO	IO EXPANDER - P24		INPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
22	SOC UART1 FET Switch Select	UART1_FET_SEL	SELECT	IO EXPANDER - P25		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
23	OLDI Display Touch Interrupt	TS_INT#	INTERRUPT	IO EXPANDER - P26		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
24	User Test LED 2	IO_EXP_TEST_LED	GPIO	IO EXPANDER - P27		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3






# USB TYPE-C POWER




(21,31,32,36,41) SoC\_I2C0\_SCL  
(21,31,32,36,41) SoC\_I2C0\_SDA




(36) VLED\_PWM



## POWER INDICATION LED: VBUS\_TYPEC1




## BP\_NoWait Safe Configuration




I2C Slave Address	Port1	Port2
I2C2 (Default)	0x38	0x3F
I2C1	0x20	0x24

## SPI EEPROM & PROGRAMMING HEADER



## EXTERNAL POWER PATH FOR SOURCING, 5V/0.5A



Designed for TI by Mistral Solutions Pvt Ltd



Title USB TYPE-C POWER

Size PROC114E2


Date: Tuesday, February 22, 2022

Sheet 9 of 43

Rev

E2


PERIPHERAL POWER SUPPLY-1



Power Cycle control from Test Automation



GROUND TEST POINTS



Designed for TI by Mistral Solutions Pvt Ltd



Title PERIPHERAL POWER SUPPLY -1

Size Variant Name = PROC114E2

Date: Tuesday, February 22, 2022

Sheet 10 of 43


Rev

E2


PERIPHERAL POWER SUPPLY-2

VinMin = 4.5V  
VinMax = 24V  
Vout = 3.3V @ 6A


3.3V, 6.0AMPS SUPPLY




2.5V, 1.0AMPS SUPPLY




1.8V VPP, 0.5AMPS SUPPLY



1.0V, 0.5AMPS SUPPLY



1.2V, 0.5AMPS SUPPLY



Designed for TI by Mistral Solutions Pvt Ltd



Title PERIPHERAL POWER SUPPLY-2









Size PROC114E2

Rev







Date: Tuesday, February 22, 2022

Sheet 11 of 43

SOC POWER SUPPLY




CURRENT MONITORING DEVICES




INA I2C SLAVE ADDRESS		
POWER SOURCE	SUPPLY NET	SLAVE ADDRESS (IN HEX)
VCC_CORE	VDD_CORE	40
VCC_0V85	VDDR_CORE	41
VCC_3V3_SYS	SoC_DVDD3V3	4C
VCC_1V8	SoC_DVDD1V8	45
VDDA1V8	VDDA_1V8	4E
VCC1V2_DDR	VDD_DDR4	46


SOC POWER




1.8V Analog SUPPLY






SOC POWER DECAPS




Place one 0.1uF cap near each Pin



Place one 0.1uF cap near each Pin



SOC VSS




Designed for TI by Mistral Solutions Pvt Ltd



Title SOC POWER CAPS & SOC VSS


Size	Variant Name = PROC114E2	Rev
C		
Date:	Tuesday, February 22, 2022	Sheet 15 of 43

# SOC DDR INTERFACE










NOTE: DDR DQ Lines Swapped  
Within Data Byte

## DDR4 DEVICE





WL1837 MODULE



## SOC - MMC Interface

The diagram illustrates the SOC - MMC Interface, showing the connections between the U12I (User Interface) and the AM62 SoC EVM (Evaluation Module) for three MMC (Multi-Media Card) interfaces: MMC0, MMC1, and MMC2.

**U12I (User Interface) Components:**

- MMC0:** PwrGrp:VDDSHV4
- MMC1:** PwrGrp:VDDSHV5
- GENERAL:** PwrGrp:VDDSHV0
- MMC2:** PwrGrp:VDDSHV6

**AM62 SoC EVM Connections:**

- MMC0:**
  - AB1: SOC MMC0\_CLK R89 22E 1% MMC0\_CLK
  - AA2: SOC MMC0\_DAT0
  - AA1: SOC MMC0\_DAT1
  - AA3: SOC MMC0\_DAT2
  - Y4: SOC MMC0\_DAT3
  - AB2: SOC MMC0\_DAT4
  - AC1: SOC MMC0\_DAT5
  - AD2: SOC MMC0\_DAT6
  - AC2: SOC MMC0\_DAT7
  - Y3: SOC MMC0\_CMD
- MMC1:**
  - B22: MMC1\_CLK R R66 0E
  - A22: MMC1\_D0 (19)
  - B21: MMC1\_D1 (19)
  - C21: MMC1\_D2 (19)
  - D22: MMC1\_D3 (19)
  - A21: MMC1\_CMD (19)
  - D17: MMC1\_SDCD (19)
  - C17: SOC\_GPIO1\_49 (37)
- MMC2:**
  - D25: SoC\_MMC2\_CLK R57 0E
  - B24: MMC2\_D0 (17)
  - C25: MMC2\_D1 (17)
  - E23: MMC2\_D2 (17)
  - D24: MMC2\_D3 (17)
  - C24: MMC2\_CMD (17)
  - A23: WLAN\_EN (17)
  - B23: WLAN\_IRQ (17)

**Resistor Values:**


- R333: 49.9K\_1%
- R12: 49.9K\_1%

**Grounding:** DGND

# SD CARD INTERFACE

## SD CARD RESET

## LOAD SWITCH



Designed for TI by Mistral Solutions Pvt Ltd



Title SD CARD INTERFACE

Size PROC114E2



Date: Tuesday, February 22, 2022

Sheet 19 of 43


Rev E2

OSPI FLASH


SOC OSPI INTERFACE




OSPI FLASH RESET




BOARD ID EEPROM



TEMPERATURE SENSORS




CAD NOTE: PLACE TEMP SENSOR U11 CLOSE TO SoC



CAD NOTE: PLACE TEMP SENSOR U33 CLOSE TO DDR4



# CPSW RGMII 1 - PHY



PHY ADDRESS = 00000  
Auto-negotiation Enabled  
10/100/1000 advertised, Auto-MDI-X  
Tx Clock Skew = 2ns  
Rx Clock Skew = 2ns

Designed for TI by Mistral Solutions Pvt Ltd




Title CPSW RGMII\_1 ETHERNET PHY

Size C  
C PROC114E2

Rev E2

Date: Tuesday, February 22, 2022 Sheet 22 of 43

# CPSW RGMII 2 - PHY




PHY ADDRESS = 00001  
Auto-negotiation Enabled  
10/100/1000 advertised, Auto-MDI-X  
Tx Clock Skew = 2ns  
Rx Clock Skew = 2ns


Designed for TI by Mistral Solutions Pvt Ltd




Title CPSW_RGMII_2 ETHERNET PHY		
Size	PROC114E2	Rev
C		E2
Date:	Tuesday, February 22, 2022	Sheet 23 of 43



# ETHERNET PHY CLOCK BUFFER



# LED DRIVER



Designed for TI by Mistral Solutions Pvt Ltd



Title ETHERNET PHY CLOCK BUFFER & LED DRIVER

Size C

PROC114E2

Rev

E2



Date: Tuesday, February 22, 2022

Sheet 24 of 43




40-PIN TEST AUTOMATION HEADER

I2C BUS BUFFER




CON\_FLEX\_40X1\_FH12A-40S-0.5SH  
Silk: AUTOMATION HDR



TEST AUTOMATION BOARD POWER

VinMin = 4.75V  
VinMax = 24V  
Vout = 3.3V @ 0.5A



TEST AUTOMATION GPIO MAPPING

SIGNAL NAME	DESCRIPTION	Direction WRT CTRL	Internal/ External PU/PD states
TEST_POWERDOWN	Used to Power down the EVM	OUTPUT	External Pullup
TEST_PORZn	Used to Reset the SoC PORz	OUTPUT	External Pullup
TEST_WARMRESETh	Used to Reset the SoC Warmreset	OUTPUT	External Pullup
TEST_GPIO1	Used to Generate the interrupt on SoC_GPIO1_23 Pin	OUTPUT	External Pullup
TEST_GPIO2	Connected to IO Expander to Communicate with SOC	OUTPUT	External Pullup
TEST_GPIO3	Used to Enable the BOOTMODE Buffer	OUTPUT	External Pullup
TEST_GPIO4	Used to Reset the Bootmode I2C IO Expander	OUTPUT	External Pullup

Designed for TI by Mistral Solutions Pvt Ltd



Title TEST AUTOMATION


Size PROC114E2

Rev





Date: Tuesday, February 22, 2022

Sheet 25 of 43


BOOTMODE IO EXPANDER




BOOT MODE BUFFERS



BOOT MODE SWITCHES



SWITCH ON = LOGIC 1  
SWITCH OFF = LOGIC 0



BOOT MODES SUPPORTED

1. OSPI
2. MMC1 - SD CARD
3. UART
4. eMMC
5. BACKUP BOOT OPTION

Designed for TI by Mistral Solutions Pvt Ltd



Title BOOT MODE BUFFER & SWITCHES


Size PROC114E2

Rev E2

Date: Tuesday, February 22, 2022

Sheet 26 of 43

# XDS110 DEBUGGER



Designed for TI by Mistral Solutions Pvt Ltd



Title	XDS110 DEBUGGER
-------	-----------------

Size	PROC114E2
------	-----------



C	
---	--

Date: Tuesday, February 22, 2022



--	--

Sheet 27 of 43


JTAG SOC SECTION





cTI20 JTAG BUFFERS



BUFFER XDS110



CAD NOTE: Buffers U88 and U96 need to be placed closer to the cTI-20pin connector J17 to reduce Stub length of the JTAG signals.



Designed for TI by Mistral Solutions Pvt Ltd



Title JTAG BUFFER

Size PROC114E2

C


Date: Tuesday, February 22, 2022

Sheet 28 of 43


Rev

E2

JTAG 20 PIN cTI CONNECTOR



JTAG CLOCK BUFFER











Designed for TI by Mistral Solutions Pvt Ltd




Title JTAG 20 PIN cTI CONNECTOR		
Size	PROC114E2	Rev
C		E2
Date:	Tuesday, February 22, 2022	Sheet 29 of 43


FT4232 UART



SOC WKUP DOMAIN




BOOTMODE PINS



NOTE: Resistors are used to isolate the BOOTMODE control logic after the value is latched


PRU HEADER




Silk: PRU HDR

NOTE: PRU Header I/O are not fail-safe and shall not be driven when AM62x Starter Kit is not powered.

SOC GPMC



POWER SWITCH FOR PRU HEADER



3V3 supply of PRU Header is limited to sourcing 500mA max.

Designed for TI by Mistral Solutions Pvt Ltd



Title PRU HEADER


Size PROC114E2

C E2


Date: Tuesday, February 22, 2022

Sheet 31 of 43


USER EXPANSION CONNECTOR



POWER SWITCHES FOR USER EXPANSION CONNECTOR



I2C SWITCH FOR SoC\_I2C2



**NOTE:**

AM62x Starter Kit shall not be powered through the 5V0 or 3V3 pins on the 40-pin User Expansion Connector.


User Expansion Connector I/O are not fail-safe and shall not be driven when AM62x Starter Kit is not powered.

5V supply of User Expansion Connector is limited to sourcing 155mA max.


3V3 supply of User Expansion Connector is limited to sourcing 500mA max.




SOC - MCU DOMAIN




MCU HEADER



MCU\_UART0 MUX



OEn	SEL	INPUT/OUTPUT An	
L	L (DEFAULT)	An=nB1	SOC - FT4232
L	H	An=nB2	SOC - MCU HEADER



Designed for TI by Mistral Solutions Pvt Ltd



Title MCU HEADER

Size PROC114E2


C E2

Date: Tuesday, February 22, 2022


Sheet 33 of 43

Rev


USB0 TYPE-C DRP



POWER INDICATION LED: VBUS\_TYPEC2



POWER RAIL LEDS



Designed for TI by Mistral Solutions Pvt Ltd



Title USB0 TYPE-C DRP

Size PROC114E2


Rev

E2


Date: Tuesday, February 22, 2022

Sheet 34 of 43

## USB1 TYPE-A





Silk: TYPE-A



Note: Recommended VBUS circuit for USB connector. Supports 5V-30V VBUS

Note: Recommended VBUS circuit for SoC\_USB1\_VBUS




Designed for TI by Mistral Solutions Pvt Ltd




Title	USB1 TYPE-A
-------	-------------

Size	PROC114E2	Rev
C		E2
Date:	Tuesday, February 22, 2022	Sheet 35 of 43

OLDI DISPLAY INTERFACE



SoC UART1 FET SWITCH & BUFFER



Designed for TI by Mistral Solutions Pvt Ltd



Title OLDI DISPLAY INTERFACE

Size PROC114E2



Date: Tuesday, February 22, 2022

Sheet 36 of 43


Rev E2

## CSI INTERFACE


## CSI CAMERA HEADER




## USER TEST LEDS



## IO EXPANDER




## MCASP1 FET SWITCH & BUFFER




OEn	SEL	INPUT/OUTPUT An	
L	H (DEFAULT)	An=nB2	MCASP1 - CODEC
L	L	An=nB1	MCASP1 - HDMI


AUDIO CODEC



AUDIO CODEC RESET



CODEC I2C ADDRESS SELECTION




Designed for TI by Mistral Solutions Pvt Ltd




Title AUDIO CODEC		
Size	PROC114E2	Rev
C		E2
Date:	Tuesday, February 22, 2022	Sheet 39 of 43

# HDMI INTERFACE




## HDMI ESD DEVICE




NOTE:  
TPD12S016PWR has integrated pullup or pulldown resistors on the I2C and HPD lines hence no external pullup or pulldown required.

## HDMI CONNECTOR



## HDMI RESET







Designed for TI by Mistral Solutions Pvt Ltd





Title HDMI INTERFACE		
Size	PROC114E2	Rev
C		E2
Date:	Tuesday, February 22, 2022	Sheet 40 of 43





Pull-down resistor on PORZ\_OUT is provided to keep the signal low until the processor is released from reset during the power-up sequence



Designed for TI by Mistral Solutions Pvt Ltd



Title OSCILLATOR

Size PROC114E2

C


Date: Tuesday, February 22, 2022

Sheet 41 of 43


Rev E2

RESET


MCU WARM RESET




DEBOUNCE CIRCUIT



SOC WARM RESET



USER INTERRUPT



Designed for TI by Mistral Solutions Pvt Ltd



Title RESET		
Size C	PROC114E2	Rev E2
Date:	Tuesday, February 22, 2022	Sheet 42 of 43

HARDWARE SCHEMATICS


ASSEMBLY NOTES

- 1. All MSL components should be baked as per JEDEC standard.
- 2. PCB should be baked at 120 degree for 8 hours.
- 3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
- 4. These assemblies are ESD sensitive, ESD precautions shall be observed.
- 5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- 6. Provide serial numbers to the assembled boards for identification.
- 7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.

BARE PCB



LOGOs



LABELS


Board Serial No.



Assembly Revision



FIDUCIALS



Designed for TI by Mistral Solutions Pvt Ltd



Title    HARDWARE SCHEMATICS

Size    PROC114E2  
C

Rev  
E2

Date:    Tuesday, February 22, 2022    Sheet    43    of    43